

# MIPS32® Instruction Set Quick Reference

Rd	— DESTINATION REGISTER
Rs, Rt	— SOURCE OPERAND REGISTERS
RA	— RETURN ADDRESS REGISTER (R31)
PC	— PROGRAM COUNTER
Acc	— 64-BIT ACCUMULATOR
Lo, Hi	— ACCUMULATOR LOW (ACC <sub>31:0</sub> ) AND HIGH (ACC <sub>63:32</sub> ) PARTS
±	— SIGNED OPERAND OR SIGN EXTENSION
Ø	— UNSIGNED OPERAND OR ZERO EXTENSION
::	— CONCATENATION OF BIT FIELDS
R2	— MIPS32 RELEASE 2 INSTRUCTION
DOTTED	— ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO “*MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET*” FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS		
ADD	Rd, Rs, Rt	Rd = Rs + Rt (OVERFLOW TRAP)
ADDI	Rd, Rs, CONST16	Rd = Rs + CONST16 <sup>±</sup> (OVERFLOW TRAP)
ADDIU	Rd, Rs, CONST16	Rd = Rs + CONST16 <sup>±</sup>
ADDU	Rd, Rs, Rt	Rd = Rs + Rt
CLO	Rd, Rs	Rd = COUNTLEADINGONES(Rs)
CLZ	Rd, Rs	Rd = COUNTLEADINGZEROS(Rs)
LA	Rd, LABEL	Rd = ADDRESS(LABEL)
LI	Rd, IMM32	Rd = IMM32
LUI	Rd, CONST16	Rd = CONST16 << 16
MOVE	Rd, Rs	Rd = Rs
NEGU	Rd, Rs	Rd = -Rs
SEB <sup>R2</sup>	Rd, Rs	Rd = RS <sub>7:0</sub> <sup>±</sup>
SEH <sup>R2</sup>	Rd, Rs	Rd = RS <sub>15:0</sub> <sup>±</sup>
SUB	Rd, Rs, Rt	Rd = Rs - Rt (OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	Rd = Rs - Rt

SHIFT AND ROTATE OPERATIONS		
ROTR <sup>R2</sup>	Rd, Rs, BITS5	Rd = RS <sub>BITS5-1:0</sub> :: RS <sub>31:BITS5</sub>
ROTRV <sup>R2</sup>	Rd, Rs, Rt	Rd = RS <sub>RT40-1:0</sub> :: RS <sub>31:RT40</sub>
SLL	Rd, Rs, SHIFT5	Rd = Rs << SHIFT5
SLLV	Rd, Rs, Rt	Rd = Rs << RT <sub>4:0</sub>
SRA	Rd, Rs, SHIFT5	Rd = Rs <sup>±</sup> >> SHIFT5
SRAV	Rd, Rs, Rt	Rd = Rs <sup>±</sup> >> RT <sub>4:0</sub>
SRL	Rd, Rs, SHIFT5	Rd = RS <sup>Ø</sup> >> SHIFT5
SRLV	Rd, Rs, Rt	Rd = RS <sup>Ø</sup> >> RT <sub>4:0</sub>

LOGICAL AND BIT-FIELD OPERATIONS		
AND	Rd, Rs, Rt	Rd = Rs & Rt
ANDI	Rd, Rs, CONST16	Rd = Rs & CONST16 <sup>Ø</sup>
EXT <sup>R2</sup>	Rd, Rs, P, S	Rs = RSP <sub>S:1:P</sub> <sup>Ø</sup>
INS <sup>R2</sup>	Rd, Rs, P, S	RDP <sub>P:S-1:P</sub> = RSS <sub>S-1:0</sub>
NOP		No-op
NOR	Rd, Rs, Rt	Rd = ~ (Rs   Rt)
NOT	Rd, Rs	Rd = ~Rs
OR	Rd, Rs, Rt	Rd = Rs   Rt
ORI	Rd, Rs, CONST16	Rd = Rs   CONST16 <sup>Ø</sup>
WSBH <sup>R2</sup>	Rd, Rs	Rd = RS <sub>23:16</sub> :: RS <sub>31:24</sub> :: RS <sub>7:0</sub> :: RS <sub>15:8</sub>
XOR	Rd, Rs, Rt	Rd = Rs $\oplus$ Rt
XORI	Rd, Rs, CONST16	Rd = Rs $\oplus$ CONST16 <sup>Ø</sup>

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS		
MOVN	Rd, Rs, Rt	IF Rt $\neq$ 0, Rd = Rs
MOVZ	Rd, Rs, Rt	IF Rt = 0, Rd = Rs
SLT	Rd, Rs, Rt	Rd = (Rs <sup>±</sup> < Rt <sup>±</sup> ) ? 1 : 0
SLTI	Rd, Rs, CONST16	Rd = (Rs <sup>±</sup> < CONST16 <sup>±</sup> ) ? 1 : 0
SLTIU	Rd, Rs, CONST16	Rd = (Rs <sup>Ø</sup> < CONST16 <sup>Ø</sup> ) ? 1 : 0
SLTU	Rd, Rs, Rt	Rd = (Rs <sup>Ø</sup> < Rt <sup>Ø</sup> ) ? 1 : 0

MULTIPLY AND DIVIDE OPERATIONS		
DIV	Rs, Rt	Lo = Rs <sup>±</sup> / Rt <sup>±</sup> ; Hi = Rs <sup>±</sup> MOD Rt <sup>±</sup>
DIVU	Rs, Rt	Lo = Rs <sup>Ø</sup> / Rt <sup>Ø</sup> ; Hi = Rs <sup>Ø</sup> MOD Rt <sup>Ø</sup>
MADD	Rs, Rt	Acc += Rs <sup>±</sup> $\times$ Rt <sup>±</sup>
MADDU	Rs, Rt	Acc += Rs <sup>Ø</sup> $\times$ Rt <sup>Ø</sup>
MSUB	Rs, Rt	Acc -= Rs <sup>±</sup> $\times$ Rt <sup>±</sup>
MSUBU	Rs, Rt	Acc -= Rs <sup>Ø</sup> $\times$ Rt <sup>Ø</sup>
MUL	Rd, Rs, Rt	Rd = Rs <sup>±</sup> $\times$ Rt <sup>±</sup>
MULT	Rs, Rt	Acc = Rs <sup>±</sup> $\times$ Rt <sup>±</sup>
MULTU	Rs, Rt	Acc = Rs <sup>Ø</sup> $\times$ Rt <sup>Ø</sup>

ACCUMULATOR ACCESS OPERATIONS		
MFHI	Rd	Rd = Hi
MFLO	Rd	Rd = Lo
MTHI	Rs	Hi = Rs
MTLO	Rs	Lo = Rs

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
B	OFF18	PC += OFF18 <sup>±</sup>
BAL	OFF18	RA = PC + 8, PC += OFF18 <sup>±</sup>
BEQ	Rs, Rt, OFF18	IF Rs = Rt, PC += OFF18 <sup>±</sup>
BEQZ	Rs, OFF18	IF Rs = 0, PC += OFF18 <sup>±</sup>
BGEZ	Rs, OFF18	IF Rs $\geq$ 0, PC += OFF18 <sup>±</sup>
BGEZAL	Rs, OFF18	RA = PC + 8; IF Rs $\geq$ 0, PC += OFF18 <sup>±</sup>
BGTZ	Rs, OFF18	IF Rs > 0, PC += OFF18 <sup>±</sup>
BLEZ	Rs, OFF18	IF Rs $\leq$ 0, PC += OFF18 <sup>±</sup>
BLTZ	Rs, OFF18	IF Rs < 0, PC += OFF18 <sup>±</sup>
BLTZAL	Rs, OFF18	RA = PC + 8; IF Rs < 0, PC += OFF18 <sup>±</sup>
BNE	Rs, Rt, OFF18	IF Rs $\neq$ Rt, PC += OFF18 <sup>±</sup>
BNEZ	Rs, OFF18	IF Rs $\neq$ 0, PC += OFF18 <sup>±</sup>
J	ADDR28	PC = PC <sub>31:28</sub> :: ADDR28 <sup>Ø</sup>
JAL	ADDR28	RA = PC + 8; PC = PC <sub>31:28</sub> :: ADDR28 <sup>Ø</sup>
JALR	Rd, Rs	Rd = PC + 8; PC = Rs
JR	Rs	PC = Rs

LOAD AND STORE OPERATIONS		
LB	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16 <sup>±</sup> )
LBU	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16 <sup>Ø</sup> )
LH	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16 <sup>±</sup> )
LHU	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16 <sup>Ø</sup> )
LW	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16 <sup>±</sup> )
LWL	Rd, OFF16(Rs)	Rd = LOADWORDLEFT(Rs + OFF16 <sup>±</sup> )
LWR	Rd, OFF16(Rs)	Rd = LOADWORDRIGHT(Rs + OFF16 <sup>±</sup> )
SB	Rs, OFF16(Rt)	MEM8(Rt + OFF16 <sup>±</sup> ) = RS <sub>7:0</sub>
SH	Rs, OFF16(Rt)	MEM16(Rt + OFF16 <sup>±</sup> ) = RS <sub>15:0</sub>
SW	Rs, OFF16(Rt)	MEM32(Rt + OFF16 <sup>±</sup> ) = Rs
SWL	Rs, OFF16(Rt)	STOREWORDLEFT(Rt + OFF16 <sup>±</sup> , Rs)
SWR	Rs, OFF16(Rt)	STOREWORDRIGHT(Rt + OFF16 <sup>±</sup> , Rs)
ULW	Rd, OFF16(Rs)	Rd = UNALIGNED_MEM32(Rs + OFF16 <sup>±</sup> )
USW	Rs, OFF16(Rt)	UNALIGNED_MEM32(Rt + OFF16 <sup>±</sup> ) = Rs

ATOMIC READ-MODIFY-WRITE OPERATIONS		
LL	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16 <sup>±</sup> ); LINK
SC	Rd, OFF16(Rs)	IF ATOMIC, MEM32(Rs + OFF16 <sup>±</sup> ) = Rd; Rd = ATOMIC ? 1 : 0

*REGISTERS*

- 0 zero Always equal to zero
- 1 at Assembler temporary; used by the assembler
- 2-3 v0-v1 Return value from a function call
- 4-7